Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIKLMNOPQRSTUVWXYZ

Signals index

Q
 Q : SRL16E : output
Connects up to:srl16x4e:d0:Q , srl16x4e:d1:Q , srl16x4e:d2:Q , srl16x4e:d3:Q , srl16x21e:d0:Q , srl16x21e:d1:Q , srl16x21e:d2:Q , srl16x21e:d3:Q , srl16x21e:d4:Q , srl16x21e:d5:Q , srl16x21e:d6:Q , srl16x21e:d7:Q , srl16x21e:d8:Q , srl16x21e:d9:Q , srl16x21e:d10:Q , srl16x21e:d11:Q , srl16x21e:d12:Q , srl16x21e:d13:Q , srl16x21e:d14:Q , srl16x21e:d15:Q , srl16x21e:d16:Q , srl16x21e:d17:Q , srl16x21e:d18:Q , srl16x21e:d19:Q , srl16x21e:d20:Q , srl16x16e:d0:Q , srl16x16e:d1:Q , srl16x16e:d2:Q , srl16x16e:d3:Q , srl16x16e:d4:Q , srl16x16e:d5:Q , srl16x16e:d6:Q , srl16x16e:d7:Q , srl16x16e:d8:Q , srl16x16e:d9:Q , srl16x16e:d10:Q , srl16x16e:d11:Q , srl16x16e:d12:Q , srl16x16e:d13:Q , srl16x16e:d14:Q , srl16x16e:d15:Q , srl16x8e:d0:Q , srl16x8e:d1:Q , srl16x8e:d2:Q , srl16x8e:d3:Q , srl16x8e:d4:Q , srl16x8e:d5:Q , srl16x8e:d6:Q , srl16x8e:d7:Q , srl16x22e:d0:Q , srl16x22e:d1:Q , srl16x22e:d2:Q , srl16x22e:d3:Q , srl16x22e:d4:Q , srl16x22e:d5:Q , srl16x22e:d6:Q , srl16x22e:d7:Q , srl16x22e:d8:Q , srl16x22e:d9:Q , srl16x22e:d10:Q , srl16x22e:d11:Q , srl16x22e:d12:Q , srl16x22e:d13:Q , srl16x22e:d14:Q , srl16x22e:d15:Q , srl16x22e:d16:Q , srl16x22e:d17:Q , srl16x22e:d18:Q , srl16x22e:d19:Q , srl16x22e:d20:Q , srl16x22e:d21:Q 
 Q : srl16x16e : output wire
Connects down to:SRL16E:d0:Q , SRL16E:d1:Q , SRL16E:d2:Q , SRL16E:d3:Q , SRL16E:d4:Q , SRL16E:d5:Q , SRL16E:d6:Q , SRL16E:d7:Q , SRL16E:d8:Q , SRL16E:d9:Q , SRL16E:d10:Q , SRL16E:d11:Q , SRL16E:d12:Q , SRL16E:d13:Q , SRL16E:d14:Q , SRL16E:d15:Q 
Connects up to:totalizer:s2:dout 
 Q : srl16x21e : output wire
Connects down to:SRL16E:d0:Q , SRL16E:d1:Q , SRL16E:d2:Q , SRL16E:d3:Q , SRL16E:d4:Q , SRL16E:d5:Q , SRL16E:d6:Q , SRL16E:d7:Q , SRL16E:d8:Q , SRL16E:d9:Q , SRL16E:d10:Q , SRL16E:d11:Q , SRL16E:d12:Q , SRL16E:d13:Q , SRL16E:d14:Q , SRL16E:d15:Q , SRL16E:d16:Q , SRL16E:d17:Q , SRL16E:d18:Q , SRL16E:d19:Q , SRL16E:d20:Q 
Connects up to:hist2:fifo:recirc 
 Q : srl16x22e : output wire
Connects down to:SRL16E:d0:Q , SRL16E:d1:Q , SRL16E:d2:Q , SRL16E:d3:Q , SRL16E:d4:Q , SRL16E:d5:Q , SRL16E:d6:Q , SRL16E:d7:Q , SRL16E:d8:Q , SRL16E:d9:Q , SRL16E:d10:Q , SRL16E:d11:Q , SRL16E:d12:Q , SRL16E:d13:Q , SRL16E:d14:Q , SRL16E:d15:Q , SRL16E:d16:Q , SRL16E:d17:Q , SRL16E:d18:Q , SRL16E:d19:Q , SRL16E:d20:Q , SRL16E:d21:Q 
Connects up to:totalizer:s1:recirc 
 Q : srl16x4e : output wire
Connects down to:SRL16E:d0:Q , SRL16E:d1:Q , SRL16E:d2:Q , SRL16E:d3:Q 
Connects up to:stopwatch:memory:host_nibble , stopwatch:counter:counter_out 
 Q : srl16x8e : output wire
Connects down to:SRL16E:d0:Q , SRL16E:d1:Q , SRL16E:d2:Q , SRL16E:d3:Q , SRL16E:d4:Q , SRL16E:d5:Q , SRL16E:d6:Q , SRL16E:d7:Q 
Connects up to:ds1822_driver:byte_fifo:fifo_read 
 QA : llrf_fcm : output
Connects down to:vxi_if:vxi_if:QA 
 QA : vxi_if : output
Connects up to:llrf_fcm:vxi_if:QA 
 QB : llrf_fcm : inout
Connects down to:vxi_if:vxi_if:QB 
 QB : vxi_if : inout
Connects up to:llrf_fcm:vxi_if:QB 
 QC : llrf_fcm : output
Connects down to:vxi_if:vxi_if:QC 
 QC : vxi_if : output
Connects up to:llrf_fcm:vxi_if:QC 
 quad_sync : llrf_fcm : wire
Connects down to:sync_free:sync_free:quad_sync , rf_timer:rf_timer:quad_sync 
 quad_sync : rf_timer : input
Connects up to:llrf_fcm:rf_timer:quad_sync 
 quad_sync : sync_free : output
Connects up to:llrf_fcm:sync_free:quad_sync 
R
 ram : shadow_ram : reg
 raw_dds_enable : rf_timer : wire
 raw_dds_select : rf_timer : wire
 readout : stopwatch : output
Connects up to:llrf_fcm:stopwatch:stopwatch__readout 
 read_bus : config_rom : output
Connects up to:llrf_fcm:config_rom:config_rom__read_bus 
 read_bus : shadow_ram : output
Connects up to:llrf_fcm:shadow_ram:shadow_ram__read_bus 
 read_data : ds1822_driver : output
Connects up to:llrf_fcm:ds1822_driver:ds1822_driver__read_data 
 read_result : vxi_if : reg
 recirc : hist2 : wire
Connects down to:srl16x21e:fifo:Q 
 recirc : totalizer : wire
Connects down to:srl16x22e:s1:Q 
 RESET : llrf_fcm : input
Connects down to:vxi_if:vxi_if:RESET 
 RESET : vxi_if : input
Connects up to:llrf_fcm:vxi_if:RESET 
 reset_high : ds1822_driver : wire
 reset_low : ds1822_driver : wire
 rf : rf_timer : wire
 rf_kill_ : llrf_fcm : wire
Connects down to:rf_timer:rf_timer:rf_kill_ 
 rf_kill_ : rf_timer : output
Connects up to:llrf_fcm:rf_timer:rf_kill_ 
 rf_kill_advance : rf_timer : wire
 RF_ON : llrf_fcm : input
Connects down to:route_fcm:route_fcm:RF_ON 
 RF_ON : route_fcm : input
Connects up to:llrf_fcm:route_fcm:RF_ON 
 rf_on_ : llrf_fcm : wire
Connects down to:route_fcm:route_fcm:rf_on_ , rf_timer:rf_timer:rf_on_ 
 rf_on_ : rf_timer : input
Connects up to:llrf_fcm:rf_timer:rf_on_ 
 rf_on_ : route_fcm : output
Connects up to:llrf_fcm:route_fcm:rf_on_ 
 rf_on_sync : llrf_fcm : wire
Connects down to:rf_timer:rf_timer:rf_on_sync , status:status:rf_on_sync , stopwatch:stopwatch:rf_on_sync 
 rf_on_sync : rf_timer : output reg
Connects up to:llrf_fcm:rf_timer:rf_on_sync 
 rf_on_sync : status : input
Connects up to:llrf_fcm:status:rf_on_sync 
 rf_on_sync : stopwatch : input
Connects up to:llrf_fcm:stopwatch:rf_on_sync 
 rf_permit : rf_timer : wire
 rf_timer__config_word : llrf_fcm : reg
Connects down to:rf_timer:rf_timer:config_word 
 rf_timer__host_read : llrf_fcm : wire
Connects down to:rf_timer:rf_timer:host_read 
 rf_timer__hselect : llrf_fcm : wire
Connects down to:rf_timer:rf_timer:hselect 
 rf_timer__totalizer_delay : llrf_fcm : reg
Connects down to:rf_timer:rf_timer:totalizer_delay 
 rst : ds1822_driver : input (used in @posedge)
Connects up to:llrf_fcm:ds1822_driver:rst 
 rst : histmode : input (used in @posedge)
Connects up to:history2e:uhm:rst , history2e:dhm:rst 
 rst : history2e : input (used in @posedge)
Connects down to:histmode:uhm:rst , histmode:dhm:rst 
Connects up to:llrf_fcm:history2e:rst 
 rst : llrf_fcm : wire (used in @posedge)
Connects down to:vxi_if:vxi_if:rst , ds1822_driver:ds1822_driver:rst , totalizer:totalizer:rst , rf_timer:rf_timer:rst , history2e:history2e:rst 
 rst : rf_timer : input (used in @posedge)
Connects up to:llrf_fcm:rf_timer:rst 
 rst : totalizer : input (used in @posedge)
Connects up to:llrf_fcm:totalizer:rst 
 rst : vxi_if : output (used in @posedge)
Connects up to:llrf_fcm:vxi_if:rst 
 RSTA : RAMB4_S4_S4 : input
Connects up to:ramdp1024x16:b0:RSTA , ramdp1024x16:b1:RSTA , ramdp1024x16:b2:RSTA , ramdp1024x16:b3:RSTA 
 RSTA : RAMB4_S8_S8 : input
 RSTA : ramdp1024x16 : input wire
Connects down to:RAMB4_S4_S4:b0:RSTA , RAMB4_S4_S4:b1:RSTA , RAMB4_S4_S4:b2:RSTA , RAMB4_S4_S4:b3:RSTA 
 RSTB : RAMB4_S4_S4 : input
Connects up to:ramdp1024x16:b0:RSTB , ramdp1024x16:b1:RSTB , ramdp1024x16:b2:RSTB , ramdp1024x16:b3:RSTB 
 RSTB : RAMB4_S8_S8 : input
 RSTB : ramdp1024x16 : input wire
Connects down to:RAMB4_S4_S4:b0:RSTB , RAMB4_S4_S4:b1:RSTB , RAMB4_S4_S4:b2:RSTB , RAMB4_S4_S4:b3:RSTB 
 run : ds1822_driver : reg
 run : feedforward : reg
 running : sporty : reg
ABCDEFGHIKLMNOPQRSTUVWXYZ
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Maintained by: ldoolitt@recycle.lbl.gov
Created:Wed May 19 11:23:18 2004
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help