// config_rom.v
// LLRF configuration/ID ROM
// $Id$
// Larry Doolittle, LBNL

// llc-suite Copyright (c) 2004, The Regents of the University of
// California, through Lawrence Berkeley National Laboratory (subject
// to receipt of any required approvals from the U.S. Dept. of Energy).
// All rights reserved.

// Your use of this software is pursuant to a "BSD-style" open
// source license agreement, the text of which is in license.txt
// (md5sum a1e0e81c78f6eba050b0e96996f49fd5) that should accompany
// this file.  If the license agreement is not there, or if you
// have questions about the license, please contact Berkeley Lab's
// Technology Transfer Department at TTD@lbl.gov referring to
// "llc-suite (LBNL Ref CR-1988)"

`timescale 1ns / 1ns

[Up: llrf_interim config_rom]
module config_romIndex(
	input  [13:0] host_addr,   // interconnect
	output [15:0] read_bus     // register CONFIG_ROM

wire [7:0] low_byte;
config_romx rom(.address(host_addr[3:0]), .data(low_byte));

assign read_bus = {host_addr[3:0], ~host_addr[3:0], low_byte};



This page: Maintained by: ldoolitt@recycle.lbl.gov
Created:Wed May 19 11:23:11 2004
From: ../source/config_rom.v

Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help