Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIKLMOPQRSTUVWXYZ

Signals index

S
 s : rf_timer : reg
 saving : stopwatch : reg
Connects down to:srl16x4e:memory:CE 
 sck : sportx : reg
 SCLK : llrf_interim : output
Connects down to:sportx:sportx:SCLK 
 SCLK : sportx : output reg
Connects up to:llrf_interim:sportx:SCLK 
 SDA75 : llrf_interim : inout
Connects down to:sportx:sportx:SDA75 
 SDA75 : sportx : inout
Connects up to:llrf_interim:sportx:SDA75 
 SDIN : llrf_interim : output
Connects down to:sportx:sportx:SDIN 
 SDIN : sportx : output reg
Connects up to:llrf_interim:sportx:SDIN 
 sel : dkcm_controller : reg
 select : dkcm_controller : input
Connects up to:llrf_interim:dkcm_controller:dkcm_controller__select 
 select : ds2401_driver : input
Connects up to:llrf_interim:ds2401_driver:ds2401_driver__select 
 select : feedforward : input
Connects up to:llrf_interim:feedforward:feedforward__select 
 select : shadow_ram : input
Connects up to:llrf_interim:shadow_ram:shadow_ram__select 
 select_cntl : sportx : input
Connects up to:llrf_interim:sportx:sportx__select_cntl 
 select_data : sportx : input
Connects up to:llrf_interim:sportx:sportx__select_data 
 self_retrigger : rf_timer : wire
 self_test_latch : status : reg
 self_test_set : status : wire
 set_i : dds : input
Connects down to:cordic:c:xin 
Connects up to:llrf_interim:dds:dds__set_i 
 set_q : dds : input
Connects down to:cordic:c:yin 
Connects up to:llrf_interim:dds:dds__set_q 
 set_wave : dds : output
Connects down to:cordic:c:xout 
Connects up to:llrf_interim:dds:set_wave 
 set_wave : fdbk_loop : input
Connects up to:llrf_interim:fdbk_loop:set_wave 
 set_wave : llrf_interim : wire
Connects down to:dds:dds:set_wave , fdbk_loop:fdbk_loop:set_wave 
 shadow_ram__read_bus : llrf_interim : wire
Connects down to:shadow_ram:shadow_ram:read_bus 
 shadow_ram__select : llrf_interim : wire
Connects down to:shadow_ram:shadow_ram:select 
 shift : cstage : wire
Connects down to:addsub:ax:b , addsub:ax:b , addsub:ay:b , addsub:ay:b 
 shift_enable : sportx : wire
 sig_in : afterburner : wire
 SLEEP : llrf_interim : output
Connects down to:route_interim:route_interim:SLEEP 
 SLEEP : route_interim : output
Connects up to:llrf_interim:route_interim:SLEEP 
 sportx__data : llrf_interim : wire
Connects down to:sportx:sportx:data 
 sportx__select_cntl : llrf_interim : wire
Connects down to:sportx:sportx:select_cntl 
 sportx__select_data : llrf_interim : wire
Connects down to:sportx:sportx:select_data 
 sportx__status : llrf_interim : wire
Connects down to:sportx:sportx:status 
 start_cycle : rf_timer : wire
 state : dkcm_controller : reg
 state_advance : rf_timer : wire
 status : sportx : output
Connects up to:llrf_interim:sportx:sportx__status 
 status : status : output
Connects up to:llrf_interim:status:status__status 
 status__errors : llrf_interim : wire
Connects down to:status:status:errors 
 status__error_en : llrf_interim : wire
Connects down to:status:status:error_en 
 status__status : llrf_interim : wire
Connects down to:status:status:status 
 stopwatch__control_sel : llrf_interim : wire
Connects down to:stopwatch:stopwatch:control_sel 
 stopwatch__readout : llrf_interim : wire
Connects down to:stopwatch:stopwatch:readout 
 stop_count : histmode : input
Connects up to:history2e:uhm:ustop_count , history2e:dhm:dstop_count 
 sum : addsub : output
Connects up to:cstage:az:zout , cstage:ax:xout , cstage:ay:yout , cordic:az1:zw1 , cordic:ay0:yw0 , cordic:ay1:yw1 , cordic:ax0:xw0 , cordic:ax1:xw1 
 sum : hist2 : wire
Connects down to:srl16x19e:fifo:D 
 sync_count : sync_free : reg
 sync_error : llrf_interim : wire
Connects down to:sync_free:sync_free:sync_error , status:status:sync_error 
 sync_error : status : input
Connects up to:llrf_interim:status:sync_error 
 sync_error : sync_free : output
Connects up to:llrf_interim:sync_free:sync_error 
 sync_error_latch : status : reg
 sync_missing : llrf_interim : wire
Connects down to:sync_free:sync_free:sync_missing , status:status:sync_missing 
 sync_missing : status : input
Connects up to:llrf_interim:status:sync_missing 
 sync_missing : sync_free : output
Connects up to:llrf_interim:sync_free:sync_missing 
 sync_missing_latch : status : reg
ABCDEFGHIKLMOPQRSTUVWXYZ
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Maintained by: ldoolitt@recycle.lbl.gov
Created:Wed May 19 11:23:09 2004

Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help