Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIKLMOPQRSTUVWXYZ

Signals index

U
 uaverage : history2e : wire
Connects down to:hist2:trace1:average , hist2:trace2:average , hist2:trace3:average , histmode:uhm:average 
 uavg_clear : history2e : wire
Connects down to:hist2:trace1:clear , hist2:trace2:clear , hist2:trace3:clear , histmode:uhm:avg_clear 
 ucnt_at_pulse_end : history2e : output
Connects down to:histmode:uhm:cnt_at_pulse_end 
Connects up to:llrf_interim:history2e:history2e__ucnt_at_pulse_end 
 uhistory_config : history2e : input
Connects up to:llrf_interim:history2e:history2e__uhistory_config 
 ustop_count : history2e : input
Connects down to:histmode:uhm:stop_count 
Connects up to:llrf_interim:history2e:history2e__ustop_count 
 utrace_address : history2e : wire
Connects down to:hist2:trace1:trace_address , hist2:trace2:trace_address , hist2:trace3:trace_address , histmode:uhm:trace_address 
 uwrite_enable : history2e : wire
Connects down to:hist2:trace1:write_enable , hist2:trace2:write_enable , hist2:trace3:write_enable , histmode:uhm:write_enable 
V
 var : dkcm_bussed : input
Connects down to:srl16x16e:bank0:A0 , srl16x16e:bank0:A1 , srl16x16e:bank0:A2 , srl16x16e:bank0:A3 , srl16x16e:bank1:A0 , srl16x16e:bank1:A1 , srl16x16e:bank1:A2 , srl16x16e:bank1:A3 , srl16x16e:bank2:A0 , srl16x16e:bank2:A1 , srl16x16e:bank2:A2 , srl16x16e:bank2:A3 
Connects up to:afterburner:scale:average , fdbk_loop:MUL1:e2 , fdbk_loop:MUL2:e3 , fdbk_loop:MUL3:e4 
W
 wave16 : dds : wire
 WEA : RAMB4_S8_S8 : input
Connects up to:ramdp512x16:b0:WEA , ramdp512x16:b1:WEA 
 WEA : ramdp512x16 : input wire
Connects down to:RAMB4_S8_S8:b0:WEA , RAMB4_S8_S8:b1:WEA 
Connects up to:hist2:trace1:write_enable 
 WEB : RAMB4_S8_S8 : input
Connects up to:feedforward:feedforward_table:local_host_we , ramdp512x16:b0:WEB , ramdp512x16:b1:WEB 
 WEB : ramdp512x16 : input wire
Connects down to:RAMB4_S8_S8:b0:WEB , RAMB4_S8_S8:b1:WEB 
 WE_host : llrf_interim : input
Connects down to:nanoengine_if:nanoengine_if:WE_host 
 WE_host : nanoengine_if : input
Connects up to:llrf_interim:nanoengine_if:WE_host 
 width : cstage : wire
Connects down to:addsub:ax:b , addsub:ax:b , addsub:ay:b , addsub:ay:b 
 write_data1 : ds2401_driver : reg
 write_data2 : ds2401_driver : reg
 write_enable : hist2 : input
Connects down to:ramdp512x16:trace1:WEA , srl16x19e:fifo:CE 
Connects up to:history2e:trace1:uwrite_enable , history2e:trace2:uwrite_enable , history2e:trace3:uwrite_enable , history2e:traced:dwrite_enable 
 write_enable : histmode : output
Connects up to:history2e:uhm:uwrite_enable , history2e:dhm:dwrite_enable 
 write_pulse : rf_timer : wire
 write_squelch : histmode : reg
X
 x0 : cordic : reg
Connects down to:addsub:ax1:a , addsub:ay1:b 
 x1 : cordic : reg
Connects down to:cstage:cs1:xin 
 x10 : cordic : reg
Connects down to:cstage:cs10:xin 
 x11 : cordic : reg
Connects down to:cstage:cs11:xin 
 x12 : cordic : reg
Connects down to:cstage:cs12:xin 
 x13 : cordic : reg
Connects down to:cstage:cs13:xin 
 x14 : cordic : reg
Connects down to:cstage:cs14:xin 
 x15 : cordic : reg
 x2 : cordic : reg
Connects down to:cstage:cs2:xin 
 x3 : cordic : reg
Connects down to:cstage:cs3:xin 
 x4 : cordic : reg
Connects down to:cstage:cs4:xin 
 x5 : cordic : reg
Connects down to:cstage:cs5:xin 
 x6 : cordic : reg
Connects down to:cstage:cs6:xin 
 x7 : cordic : reg
Connects down to:cstage:cs7:xin 
 x8 : cordic : reg
Connects down to:cstage:cs8:xin 
 x9 : cordic : reg
Connects down to:cstage:cs9:xin 
 xin : cordic : input
Connects down to:addsub:ax0:b 
Connects up to:dds:c:set_i 
 xin : cstage : input
Connects down to:addsub:ax:a , addsub:ay:b , addsub:ay:b 
Connects up to:cordic:cs10:x10 , cordic:cs11:x11 , cordic:cs12:x12 , cordic:cs13:x13 , cordic:cs14:x14 , cordic:cs1:x1 , cordic:cs2:x2 , cordic:cs3:x3 , cordic:cs4:x4 , cordic:cs5:x5 , cordic:cs6:x6 , cordic:cs7:x7 , cordic:cs8:x8 , cordic:cs9:x9 
 xout : cordic : output
Connects up to:dds:c:set_wave 
 xout : cstage : output
Connects down to:addsub:ax:sum 
Connects up to:cordic:cs9:xw10 , cordic:cs10:xw11 , cordic:cs11:xw12 , cordic:cs12:xw13 , cordic:cs13:xw14 , cordic:cs14:xw15 , cordic:cs1:xw2 , cordic:cs2:xw3 , cordic:cs3:xw4 , cordic:cs4:xw5 , cordic:cs5:xw6 , cordic:cs6:xw7 , cordic:cs7:xw8 , cordic:cs8:xw9 
 xw0 : cordic : wire
Connects down to:addsub:ax0:sum 
 xw1 : cordic : wire
Connects down to:addsub:ax1:sum 
 xw10 : cordic : wire
Connects down to:cstage:cs9:xout 
 xw11 : cordic : wire
Connects down to:cstage:cs10:xout 
 xw12 : cordic : wire
Connects down to:cstage:cs11:xout 
 xw13 : cordic : wire
Connects down to:cstage:cs12:xout 
 xw14 : cordic : wire
Connects down to:cstage:cs13:xout 
 xw15 : cordic : wire
Connects down to:cstage:cs14:xout 
 xw2 : cordic : wire
Connects down to:cstage:cs1:xout 
 xw3 : cordic : wire
Connects down to:cstage:cs2:xout 
 xw4 : cordic : wire
Connects down to:cstage:cs3:xout 
 xw5 : cordic : wire
Connects down to:cstage:cs4:xout 
 xw6 : cordic : wire
Connects down to:cstage:cs5:xout 
 xw7 : cordic : wire
Connects down to:cstage:cs6:xout 
 xw8 : cordic : wire
Connects down to:cstage:cs7:xout 
 xw9 : cordic : wire
Connects down to:cstage:cs8:xout 
ABCDEFGHIKLMOPQRSTUVWXYZ
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Maintained by: ldoolitt@recycle.lbl.gov
Created:Wed May 19 11:23:09 2004
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help