Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIKLMOPQRSTUVWXYZ

Signals index

I
 I : BUFG : input
Connects up to:nanoengine_if:u3:clk_hack , route_mebt:u1:CLK 
 I : IBUF : input
Connects up to:nanoengine_if:u4:CK_host 
 ident : dkcm_bussed : input
 ignore_rf_off : rf_timer : wire
 il_stat_ : llrf_mebt : wire
Connects down to:route_mebt:route_mebt:il_stat_ , status:status:il_stat_ 
 il_stat_ : route_mebt : output
Connects up to:llrf_mebt:route_mebt:il_stat_ 
 il_stat_ : status : input
Connects up to:llrf_mebt:status:il_stat_ 
 input_180 : fdbk_loop : reg
 input_90 : fdbk_loop : reg
 integrate_enable : fdbk_loop : input
Connects up to:llrf_mebt:fdbk_loop:integrate_enable 
 integrate_enable : llrf_mebt : wire
Connects down to:rf_timer:rf_timer:integrate_enable , fdbk_loop:fdbk_loop:integrate_enable 
 integrate_enable : rf_timer : output
Connects up to:llrf_mebt:rf_timer:integrate_enable 
 integrate_input : fdbk_loop : reg
 integrate_out : fdbk_loop : reg
 integrate_run : rf_timer : reg
 integrate_sat : fdbk_loop : wire
 integrate_select : rf_timer : wire
 integrate_sum : fdbk_loop : reg
 INT_host : llrf_mebt : output
Connects down to:nanoengine_if:nanoengine_if:INT_host 
 INT_host : nanoengine_if : output
Connects up to:llrf_mebt:nanoengine_if:INT_host 
 in_data : hist2 : input
Connects up to:history2e:traced:traced_data , history2e:trace2:trace2_data , history2e:trace1:trace1_data , history2e:trace3:trace3_data 
 iq_hand_flip : afterdemux : wire
K
 keep : hist2 : wire
Connects down to:ramdp512x16:trace1:DIA 
 konstant : dkcm_controller : reg
L
 lampo : flasher : output reg
Connects up to:status:flasher:LED2 
 latch_low : stopwatch : reg
 ldin : sport : reg
 LED1 : llrf_mebt : output
Connects down to:route_mebt:route_mebt:LED1 
 LED1 : route_mebt : output
Connects up to:llrf_mebt:route_mebt:LED1 
 LED2 : llrf_mebt : output
Connects down to:status:status:LED2 
 LED2 : status : output
Connects down to:flasher:flasher:lampo 
Connects up to:llrf_mebt:status:LED2 
 LED3 : llrf_mebt : output
Connects down to:rf_timer:rf_timer:LED3 
 LED3 : rf_timer : output
Connects up to:llrf_mebt:rf_timer:LED3 
 LED4 : llrf_mebt : output
Connects down to:rf_timer:rf_timer:LED4 
 LED4 : rf_timer : output
Connects up to:llrf_mebt:rf_timer:LED4 
 load : dkcm_controller : reg
 load_addr : dkcm_bussed : wire
 load_data : dkcm_bussed : wire
Connects down to:srl16x16e:bank0:D , srl16x16e:bank1:D , srl16x16e:bank2:D 
 load_data : totalizer : wire
Connects down to:srl16x22e:s1:D , srl16x16e:s2:D 
 load_signed : dkcm_bussed : wire
Connects down to:srl16x16e:bank2:CE 
 load_unsigned : dkcm_bussed : wire
Connects down to:srl16x16e:bank0:CE , srl16x16e:bank1:CE 
 local_host_we : dkcm_controller : wire
 local_host_we : feedforward : wire
Connects down to:RAMB4_S8_S8:feedforward_table:WEB 
 low_byte : config_rom : wire
Connects down to:config_romx:rom:data 
 lrc_slot : llrf_mebt : wire
Connects down to:route_mebt:route_mebt:lrc_slot , status:status:lrc_slot 
 lrc_slot : route_mebt : output
Connects up to:llrf_mebt:route_mebt:lrc_slot 
 lrc_slot : status : input
Connects up to:llrf_mebt:status:lrc_slot 
M
 memory : RAMB4_S8_S8 : reg
 mode_control : afterdemux : input
Connects up to:llrf_mebt:afterdemux:afterdemux__mode_control 
O
 O : BUFG : output
Connects up to:nanoengine_if:u3:host_clk , route_mebt:u1:clk40 
 O : IBUF : output
Connects up to:nanoengine_if:u4:clk_hack 
 OCLK : afterdemux : output
Connects up to:llrf_mebt:afterdemux:OCLK 
 OCLK : llrf_mebt : output
Connects down to:afterdemux:afterdemux:OCLK 
 odata : sport : output
Connects up to:llrf_mebt:sport:sport__odata 
 old_rf : rf_timer : reg
 OSEL : afterdemux : output
Connects up to:llrf_mebt:afterdemux:OSEL 
 OSEL : llrf_mebt : output
Connects down to:afterdemux:afterdemux:OSEL 
 outm : history2e : wire
 outsig40 : afterdemux : input
Connects up to:llrf_mebt:afterdemux:outsig40 
 outsig40 : fdbk_loop : output
Connects up to:llrf_mebt:fdbk_loop:outsig40 
 outsig40 : history2e : input
Connects up to:llrf_mebt:history2e:outsig40 
 outsig40 : llrf_mebt : wire
Connects down to:history2e:history2e:outsig40 , fdbk_loop:fdbk_loop:outsig40 , afterdemux:afterdemux:outsig40 
ABCDEFGHIKLMOPQRSTUVWXYZ
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp

This page: Maintained by: ldoolitt@recycle.lbl.gov
Created:Wed May 19 11:23:00 2004

Verilog converted to html by v2html 7.30 (written by Costas Calamvokis).Help