


Local schematic pins at this level are resolved to FPGA pads by an external database.




# USB Interface

LBNL LLRF Digital Board V4a  
Larry Doolittle, LBNL

Page 3/10  
2006-07-20






## FPGA Power Capacitors


LBNL LLRF Digital Board V4a  
Larry Doolittle, LBNL

Page 5/10  
2006-07-20



### RF Output Channels


LBNL LLRF Digital Board V4a Page 6/10  
 Larry Doolittle, LBNL 2006-07-20




### Clock Distribution

LBNL LLRF Digital Board V4a  
Larry Doolittle, LBNL

Page 7/10  
2006-07-20








### LO Distribution

LBNL LLRF Digital Board V4a  
Larry Doolittle, LBNL

Page 9/10  
2006-07-20



### Interlock Input/Output

LBNL LLRF Digital Board V4a  
Larry Doolittle, LBNL

Page 10/10  
2006-07-20

