Larry Doolittle, LBNL, November 2008
How to digitally downconvert a stream of non-IQ-sampled IF ADC readings to IQ representation, without adding large filter delays. Tested Verilog code is included.
This same math was supposedly once published by Stefan Simrock's group at DESY, but I lost the reference.
August 13, 2011