Prev Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
A | B | C | D | E | F | G | H | I | K | L | M | O | P | Q | R | S | T | U | V | W | X | Y | Z |
B |
Connects up to: | cstage:ax:shift , cstage:ax:shift , cstage:ay:shift , cstage:ay:shift , cstage:ay:xin , cstage:ay:xin , cstage:ax:width , cstage:ax:width , cstage:ay:width , cstage:ay:width , cstage:az:ain , cstage:ax:yin , cstage:ax:yin , cordic:az1:a0 , cordic:ay1:x0 , cordic:ay0:yin , cordic:ax1:y0 , cordic:ax0:xin |
C |
Connects down to: | SRL16E:d0:CE , SRL16E:d1:CE , SRL16E:d2:CE , SRL16E:d3:CE , SRL16E:d4:CE , SRL16E:d5:CE , SRL16E:d6:CE , SRL16E:d7:CE , SRL16E:d8:CE , SRL16E:d9:CE , SRL16E:d10:CE , SRL16E:d11:CE , SRL16E:d12:CE , SRL16E:d13:CE , SRL16E:d14:CE , SRL16E:d15:CE |
Connects up to: | dkcm_bussed:bank0:load_unsigned , dkcm_bussed:bank1:load_unsigned , dkcm_bussed:bank2:load_signed , totalizer:s2:totalizer_gate |
Connects down to: | SRL16E:d0:CE , SRL16E:d1:CE , SRL16E:d2:CE , SRL16E:d3:CE , SRL16E:d4:CE , SRL16E:d5:CE , SRL16E:d6:CE , SRL16E:d7:CE , SRL16E:d8:CE , SRL16E:d9:CE , SRL16E:d10:CE , SRL16E:d11:CE , SRL16E:d12:CE , SRL16E:d13:CE , SRL16E:d14:CE , SRL16E:d15:CE , SRL16E:d16:CE , SRL16E:d17:CE , SRL16E:d18:CE |
Connects up to: | hist2:fifo:write_enable |
Connects down to: | SRL16E:d0:CE , SRL16E:d1:CE , SRL16E:d2:CE , SRL16E:d3:CE , SRL16E:d4:CE , SRL16E:d5:CE , SRL16E:d6:CE , SRL16E:d7:CE , SRL16E:d8:CE , SRL16E:d9:CE , SRL16E:d10:CE , SRL16E:d11:CE , SRL16E:d12:CE , SRL16E:d13:CE , SRL16E:d14:CE , SRL16E:d15:CE , SRL16E:d16:CE , SRL16E:d17:CE , SRL16E:d18:CE , SRL16E:d19:CE , SRL16E:d20:CE , SRL16E:d21:CE |
Connects up to: | totalizer:s1:totalizer_gate |
Connects down to: | SRL16E:d0:CE , SRL16E:d1:CE , SRL16E:d2:CE , SRL16E:d3:CE |
Connects up to: | stopwatch:memory:saving |
Connects down to: | nanoengine_if:nanoengine_if:CK_host |
Connects down to: | IBUF:u4:I |
Connects up to: | llrf_interim:nanoengine_if:CK_host |
Connects up to: | history2e:traced:davg_clear , history2e:trace1:uavg_clear , history2e:trace2:uavg_clear , history2e:trace3:uavg_clear |
Connects up to: | dds:c:clk40 |
Connects down to: | srl16x16e:bank0:CLK , srl16x16e:bank1:CLK , srl16x16e:bank2:CLK |
Connects up to: | afterburner:scale:host_clk , fdbk_loop:MUL1:host_clk , fdbk_loop:MUL2:host_clk , fdbk_loop:MUL3:host_clk |
Connects up to: | status:flasher:host_clk |
Connects down to: | route_interim:route_interim:CLK |
Connects down to: | BUFG:u1:I |
Connects up to: | llrf_interim:route_interim:CLK |
Connects down to: | SRL16E:d0:CLK , SRL16E:d1:CLK , SRL16E:d2:CLK , SRL16E:d3:CLK , SRL16E:d4:CLK , SRL16E:d5:CLK , SRL16E:d6:CLK , SRL16E:d7:CLK , SRL16E:d8:CLK , SRL16E:d9:CLK , SRL16E:d10:CLK , SRL16E:d11:CLK , SRL16E:d12:CLK , SRL16E:d13:CLK , SRL16E:d14:CLK , SRL16E:d15:CLK |
Connects up to: | dkcm_bussed:bank0:clk , dkcm_bussed:bank1:clk , dkcm_bussed:bank2:clk , totalizer:s2:clk40 |
Connects down to: | SRL16E:d0:CLK , SRL16E:d1:CLK , SRL16E:d2:CLK , SRL16E:d3:CLK , SRL16E:d4:CLK , SRL16E:d5:CLK , SRL16E:d6:CLK , SRL16E:d7:CLK , SRL16E:d8:CLK , SRL16E:d9:CLK , SRL16E:d10:CLK , SRL16E:d11:CLK , SRL16E:d12:CLK , SRL16E:d13:CLK , SRL16E:d14:CLK , SRL16E:d15:CLK , SRL16E:d16:CLK , SRL16E:d17:CLK , SRL16E:d18:CLK |
Connects up to: | hist2:fifo:clk40 |
Connects down to: | SRL16E:d0:CLK , SRL16E:d1:CLK , SRL16E:d2:CLK , SRL16E:d3:CLK , SRL16E:d4:CLK , SRL16E:d5:CLK , SRL16E:d6:CLK , SRL16E:d7:CLK , SRL16E:d8:CLK , SRL16E:d9:CLK , SRL16E:d10:CLK , SRL16E:d11:CLK , SRL16E:d12:CLK , SRL16E:d13:CLK , SRL16E:d14:CLK , SRL16E:d15:CLK , SRL16E:d16:CLK , SRL16E:d17:CLK , SRL16E:d18:CLK , SRL16E:d19:CLK , SRL16E:d20:CLK , SRL16E:d21:CLK |
Connects up to: | totalizer:s1:clk40 |
Connects down to: | SRL16E:d0:CLK , SRL16E:d1:CLK , SRL16E:d2:CLK , SRL16E:d3:CLK |
Connects up to: | stopwatch:counter:clk40 , stopwatch:memory:clk40 |
Connects up to: | llrf_interim:afterburner:clk40 |
Connects down to: | cordic:c:clk |
Connects up to: | llrf_interim:dds:clk40 |
Connects up to: | llrf_interim:fdbk_loop:clk40 |
Connects down to: | RAMB4_S8_S8:feedforward_table:CLKA |
Connects up to: | llrf_interim:feedforward:clk40 |
Connects down to: | ramdp512x16:trace1:CLKA , srl16x19e:fifo:CLK |
Connects up to: | history2e:traced:clk40 , history2e:trace1:clk40 , history2e:trace2:clk40 , history2e:trace3:clk40 |
Connects up to: | history2e:uhm:clk40 , history2e:dhm:clk40 |
Connects down to: | hist2:traced:clk40 , hist2:trace1:clk40 , hist2:trace2:clk40 , hist2:trace3:clk40 , histmode:uhm:clk40 , histmode:dhm:clk40 |
Connects up to: | llrf_interim:history2e:clk40 |
Connects up to: | llrf_interim:rf_timer:clk40 |
Connects down to: | BUFG:u1:O |
Connects up to: | llrf_interim:route_interim:clk40 |
Connects up to: | llrf_interim:status:clk40 |
Connects down to: | srl16x4e:counter:CLK , srl16x4e:memory:CLK |
Connects up to: | llrf_interim:stopwatch:clk40 |
Connects up to: | llrf_interim:sync_free:clk40 |
Connects down to: | srl16x22e:s1:CLK , srl16x16e:s2:CLK |
Connects up to: | llrf_interim:totalizer:clk40 |
Connects down to: | status:status:clk40_missing_pulse |
Connects down to: | flasher:flasher:err |
Connects up to: | llrf_interim:status:clk40_missing_pulse |
Connects down to: | BUFG:u5:O |
Connects down to: | BUFG:u5:I |
Connects up to: | llrf_interim:afterburner:CLK80X |
Connects down to: | afterburner:afterburner:CLK80X |
Connects up to: | feedforward:feedforward_table:clk40 , ramdp512x16:b0:CLKA , ramdp512x16:b1:CLKA |
Connects down to: | RAMB4_S8_S8:b0:CLKA , RAMB4_S8_S8:b1:CLKA |
Connects up to: | hist2:trace1:clk40 |
Connects up to: | feedforward:feedforward_table:host_clk , ramdp512x16:b0:CLKB , ramdp512x16:b1:CLKB |
Connects down to: | RAMB4_S8_S8:b0:CLKB , RAMB4_S8_S8:b1:CLKB |
Connects up to: | hist2:trace1:clk_host |
Connects down to: | ramdp512x16:trace1:CLKB |
Connects up to: | history2e:traced:host_clk , history2e:trace1:host_clk , history2e:trace2:host_clk , history2e:trace3:host_clk |
Connects up to: | history2e:uhm:ucnt_at_pulse_end , history2e:dhm:dcnt_at_pulse_end |
Connects down to: | config_rom:config_rom:read_bus |
Connects up to: | llrf_interim:rf_timer:rf_timer__config_word |
Connects up to: | cstage:ax:control , cstage:ay:control , cstage:az:control , cordic:ax0:phasein , cordic:ax0:phasein , cordic:ay0:phasein , cordic:ay0:phasein , cordic:ax1:z0 , cordic:ay1:z0 , cordic:az1:z0 |
Connects down to: | addsub:ax:control , addsub:ay:control , addsub:az:control |
Connects up to: | llrf_interim:stopwatch:stopwatch__control_sel |
Connects down to: | RAMB4_S8_S8:feedforward_table:ADDRA , RAMB4_S8_S8:feedforward_table:ADDRA |
Connects down to: | srl16x4e:counter:Q |
Connects down to: | srl16x4e:counter:D , srl16x4e:memory:D |
Connects down to: | nanoengine_if:nanoengine_if:CS0_host |
Connects up to: | llrf_interim:nanoengine_if:CS0_host |
Connects down to: | sportx:sportx:CS1202 |
Connects up to: | llrf_interim:sportx:CS1202 |
Connects down to: | sportx:sportx:CS5742 |
Connects up to: | llrf_interim:sportx:CS5742 |
A | B | C | D | E | F | G | H | I | K | L | M | O | P | Q | R | S | T | U | V | W | X | Y | Z |
Next Page | Hierarchy | Files | Modules | Signals | Tasks | Functions | Help |
This page: | Maintained by: | ldoolitt@recycle.lbl.gov |
Created: | Wed May 19 11:23:08 2004 |
Verilog converted to html by v2html 7.30 (written by Costas Calamvokis). | Help |